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Scanning electron microscopyThis paper describes the evolution of the microstructure and conductivity of electroless copper deposition on
a glass substrate for applications in electronics manufacture. The glass was activated using a (3-aminopropyl)
trimethoxysilane pre-treatment followed by a Pd/Sn catalyst. Surface morphology of the deposited copper
ﬁlms was characterized using a dual beam focused ion beam ﬁeld emission scanning electron microscope,
and together with atomic force microscopy, showed clearly that the roughness and grain size tended to
increase with the plating time. Film thickness measurements showed a high initial deposition rate, which
slowed to a constant level as the thickness increased above 100 nm. This corresponded with the resistivity
of the ﬁlms which decreased rapidly as the thickness increased from 20 to 100 nm, but then remained largely
stable at a level approximately twice that of bulk copper.
© 2012 Elsevier B.V. Open access under CC BY license.1. Introduction
The increasing demands for miniaturisation of electronic products
requires a corresponding increase in the number of electrical connec-
tions between components per unit area. This is particularly impor-
tant for the semiconductor devices at the heart of most products,
where their increasing functionality is being implemented in ever de-
creasing package sizes, leading to a very high interconnection density.
However, this trend is pushing the current manufacturing methods
for Printed Circuit Boards (PCBs) and other substrates, to which the
semiconductor devices must be connected, to the limit. Multilayer
circuit board design is necessary to fan out the many interconnections
from the surface area of the integrated circuits. However, the associ-
ated reduction in metal track line widths and pitches results in
many drawbacks, such as interconnect resistance and parasitic capac-
itance, eventually leading to low signal transmission speed. In addi-
tion, the fabrication of small diameter vias to interconnect different
layers of the substrate becomes problematic due to alignment issues.
Signiﬁcant advances have been achieved in production techniques,
however some substrate materials including traditional glass ﬁbre–
epoxy composites and ﬂexible substrates, show dimensional instability
during manufacture due to changes in humidity and temperature that
limit the accurate alignment of features, particularly on multiple layers.
Glass sheets are a promising material from which to manufacture high+44 1509 227648.
 license.density substrates as they offer good dimensional stability and coefﬁ-
cient of thermal expansion similar to silicon. In addition, the transpar-
ency of glass enables the viewing of buried features for accurate
machining, and makes it a promising material for carrying optical sig-
nals for future optical interconnect [1,2]. However, to form reliable elec-
trically conductive tracks and reﬂective mirror surfaces for optical
waveguides, stringent demands on the quality of the metallic ﬁlms
deposited onto the glass surfaces are necessary.
Electroless copper deposition has been widely used for high vol-
ume manufacture of metallised parts and has established infra-
structure within the electronics industry due to its relatively low
cost and low processing temperature. Furthermore, it has also been
used as an interconnect metallisation in dual-damascene structures
of ultra-large scale integrated circuits and in the fabrication of
micro-electro mechanical systems [3–5]. Therefore, electroless cop-
per deposition is a promising route to the metallisation of glass for
multilayer circuit board interconnection. The deposition of a metallic
copper layer onto a glass substrate by electroless plating requires the
previous creation of catalytic sites on the glass surface; such catalysts
include Ag colloid [6] or PdCl2 solutions [7], but the most popular cat-
alyst is a Pd/Sn colloid (or Pd–Sn) [8,9]. However, it has been noticed
that the adhesion of the Pd/Sn catalyst directly to the smooth glass is
poor and therefore a modiﬁed pre-treatment or seed layer is required
[10,11]. It has been shown that a self-assembled monolayer such as
2-(trimethoxysilyl)ethyl-2-pyridine, (3-aminopropyl)triethoxysilane
or 3-(2-aminoethylamino)propyl-trimethoxysilane, can provide a pro-
moting layer of chemical ligand for anchoring Pd based catalysts
[12–14]. Some research has reported the microstructure and crystal
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types with Pd based catalysts [10,15,16]. However, there appear to be no
detailed reports of the morphology development of electroless copper
deposits on glass substrates with a (3-aminopropyl)trimethoxysilane
adhesion promotion layer. Therefore, as part of a wider investigation of
the adhesion and patterning of electroless copper ﬁlms on glass for
electrical applications [17], in this study theevolution of the depositmor-
phology, microstructure, grain size and roughness was mainly investi-
gated. In addition, the correlation between electrical conductivity and
coating thickness was also addressed as the electrical properties play
an important role in copper interconnect applications.2. Experimental section
2.1. Materials
CMZ glass sheets (100 μm thick) obtained from Qioptiq were used
as substrates in this work. The glass sheet was sliced into rectangular
strips of about 3 cm×5 cm in size. (3-Aminopropyl)trimethoxysilane
(APTS) was purchased from Sigma-Aldrich. Methanol and Decon 90
cleaning agent were obtained from Fisher Scientiﬁc, UK. The self-
accelerating, formaldehyde-based electroless copper plating solution
(Circuposit 4750), pre-dip bath (Circuposit 3340) and Pd/Sn catalyst
(Circuposit 3344) were obtained from Rohm and Haas, UK and pre-
pared according to the manufacturer's guidelines.2.2. Electroless copper process
The electroless copper process for deposition on to glass can be di-
vided into ﬁve main steps: Decon cleaning, self-assembled monolayer
(SAM) deposition, pre-dip, catalyst and electroless copper, as shown
in Table 1. After cleaning, the ﬁrst process step involved the sil-
anisation of the glass by APTS to form a SAM. The APTS molecule
(NH2\(CH2)3\Si(OCH3)3) consists of a head group (\Si(OCH3)3)
that couples to the glass surface forming Si\O bonds, enabling the
methylene chains (\(CH2)3\) to pack together, thereby exposing
the tail group (\NH2) at the surface, which can interact with the
Pd/Sn catalyst particles. After the formation of the SAM, the sample
was rinsed with deionized (DI) water, dried and immersed into the
pre-dip solution. It was then exposed to the catalyst for the required
time and rinsed with DI water. It was observed that without the SAM
layer, the catalyst would not adhere to the smooth glass surface and
was easily rinsed away, but with the SAM layer, a uniform coverage
of catalyst particles was achieved. The electroless copper bath operat-
ing with a pH value of 11.5 was a self-accelerating solution that was
able to activate the catalyst particles for subsequent plating, for
which different immersion times were used to control the copper
thickness.Table 1
Experimental process for electroless copper deposition on glass.
Step Process Solution concentration Time Temp.
1 Cleaning Decon 90 (2.67 vol.%) in water 8 h R.T.
2 Rinse DI water 3–5 min R.T.
3 SAM formation APTS (5×10−3 mol/l) in
methanol (95%) and water (5%)
1 h R.T.
4 Rinse and dry DI water and air blower 3–5 min R.T.
5 Pre-dip Circuposit 3340 1 min R.T.
6 Catalyst Circuposit 3344 2 min R.T.
7 Rinse DI water 3–5 min R.T.
8 Electroless copper Circuposit electroless copper 4750 0–30 min 40 °C
9 Rinse and dry DI water and air blower 10 min R.T.
R.T. = room temperature.2.3. Characterization
2.3.1. Morphology
The morphology of deposits on surfaces was observed using a LEO
1530VP ﬁeld emission scanning electron microscope operating at
5 kV and 30 pA. A Digital Instruments Atomic Force Microscope
(AFM) 3000 operating in tapping mode, with Si tip cantilevers of
5–10 nm nominal curvature was used to investigate the copper sur-
face roughness and morphology using the tapping mode at a frequen-
cy of 1.0 kHz. The average copper grain sizes were determined by the
AFM measurement carried out on an area of 500×500 nm2, and the
roughness was represented as an Ra value determined from a mea-
surement of an area of 10×10 μm2.
Cross-sections through the copper layers were prepared by using a
focused Ga+ ion beam operating at 12 pA and 30 kV in a FEI Nova 600
Nanolab microscope. Once the area of interest was selected, it was
coated with a Pt ﬁlm about 400 nm to 1 μm thick in order to protect
the surface and a trench was then milled through the sample using
the Ga+ beam, ready for subsequent scanning electron microscope
(SEM) imaging. The copper ﬁlm thickness was determined using the
system accessory software.
2.3.2. Electrical properties
The resistivity of the electroless copper ﬁlms was measured using
four-point Au probes attached to a Keithley 580 micro-ohmmeter.
The probes were positioned in a line on the sample surface with a
pitch of 2 mm. Each data point was collected from samples with an
average value taken from a total of 10 different measurements on
each sample.
3. Results and discussion
3.1. Morphology of electroless copper deposits
It was noticed that both SAM pre-treatment and catalyst activa-
tion are essential to achieve good adhesion and improved coverage
of the copper coating. Therefore, in the following section all results
were obtained from samples prepared using these treatments as de-
scribed earlier in Table 1. These parameters, including APTS and cata-
lyst immersion time, and electroless copper plating bath parameters
were determined by investigating a range of values that led to the
best coverage and adhesion of the copper to the glass. With these
parameters, uniform coatings of copper were routinely achieved.
The adhesion of these layers has been discussed elsewhere [18], but
in summary, it was found that up to ~150 nm thickness, the coatings
adhered well to the glass and could not be removed using a tape test,
however thicker coatings showed reduced adhesion and could be
peeled away.
Morphological investigation of the electroless copper as a function
of deposition time was carried out to characterize how the coating
developed. Fig. 1 shows SEM and corresponding AFM images of elec-
troless copper deposits on glass for different plating times. For very
short plating times (e.g. 0.5 min), the surface was found to be smooth
and there were no obvious copper particles. More particles appeared
on the surface when the plating time was increased to 1 min, for
which the average copper grain size was 48 nm with a narrow size
distribution. The grain size gradually increased with the plating
time such that after 3 min, copper particles were found to be in the
range of 70–80 nm. At this stage the ﬁlm appeared to be uniform
and continuous across the surface. After 5 min deposition, the copper
particles had grown larger and become polygonal in shape. The
roughness of the corresponding deposited copper was determined di-
rectly from the AFM images using the system software. As the copper
thickness increased from 52 nm to 175 nm, the roughness increased
from 6.4 nm to 12.6 nm. Meanwhile, there was an overall increase
of the grain size with increasing thickness. For continuous ﬁlms, it is
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Fig. 1. SEM and corresponding AFM images of electroless copper deposits on glass for
different plating times: (a) 0.5 min, (b) 1 min, (c) 3 min, (d) 5 min and (e) 25 min.
Fig. 2. Schematic diagram of Cu ﬁlm growth in electroless deposition.
Fig. 3. SEM micrographs of FIB machined cross-sections of electroless copper deposited
for different times at 40 °C: (a) 5 min, (b) 10 min and (c) 25 min.
6097X. Cui et al. / Thin Solid Films 520 (2012) 6095–6099expected that the roughness of the deposit surfaces would increase
along with the plating time due to grain growth, which is in good
agreement with many other observations [19].
The microstructure evolution of the electroless copper grown on
the APTS pre-treated glass substrate is directed by the Pd–Sn catalyst
particles. Therefore, the main mechanism shown here is thought to be
grain growth of copper particles initially formed around the Pd–Sn
catalyst particles and coalescence of small islands or clusters, then
the islands increase in size until they impinge on each other to form
a continuous ﬁlm. This ﬁlm growth results in less grain boundaries
appearing along with the increase in plating time. A schematic
diagram of the copper ﬁlm formation using electroless deposition is
shown in Fig. 2, which is analogous to the Volmer–Weber mode for
physical vapour deposition [20]. Others have suggested that the cata-
lyst particles may be mobile on a plain glass substrate due to weak
physical interactions [16] and that this can lead to coalescence and
grain growth, however in the present study, the SAM layer is likely
to improve the strength of bonding between the Pd catalyst and the
glass so that particle movement would not be expected to take
place readily.SEM micrographs of the electroless copper deposits at 5 min,
10 min and 25 min plating time are shown in Fig. 3. The cross-
sections were prepared using focused ion beam (FIB) machining
and the micrographs show clearly the Pt layer deposited ﬁrst as
Fig. 5. Copper resistivity as a function of ﬁlm thickness, d.
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strate. It is apparent that the copper thicknesses increased with the
electroless plating time. The thickness was measured using the sys-
tem software from eight different points and the ﬁnal average values
obtained as 52±9 nm, 92±12 nm and 175±18 nm, for 5, 10 and
25 min respectively. Meanwhile, it can be observed that all three
thin ﬁlms were continuous along the glass surface, although deposits
prepared for 5 min and 10 min were less rough than the ﬁlm formed
at 25 min in agreement with the SEM images and the AFM measure-
ments of Fig. 1. It was noted that there were no obvious voids ob-
served in the coatings indicating that the low deposition rate leads
to good coverage.
3.2. Deposition rate
The electroless copper deposition thickness as a function of plat-
ing time in the solution at different operating temperature was ex-
plored over the range of room temperature to 55 °C. It was very
difﬁcult to start the deposition below 30 °C, and it was also found
that the adhesion between electroless copper deposits and glass be-
came weak once the plating bath temperature was above 50 °C due
to rapid reaction, which also highlights that temperature has a strong
effect on deposition rates. Therefore, to balance thickness and adhe-
sion strength, 40 °C was chosen for the following study. Fig. 4 shows
the copper thickness with deposition time at 40 °C. It was seen that
the practical deposition rate on the glass substrate measured here is
fairly low, only approximately 200 nm thick in 30 min, which is
close to the deposition rate reported by Dubin [21] for electroless
copper deposition on a Si wafer surface at 40 °C. It was reported
that a deposition rate of 18 μm/h, albeit at 70 °C, can be achieved on
polymer surfaces using a different electroless copper bath [22]. To
demonstrate the inﬂuence of substrate on electroless deposition
rate, FR4 PCB material was also plated in the current study using
the same conditions and the deposit thickness built to 1.7 μm in
30 min. Clearly, the deposition rate varied greatly with the different
substrates, not just because of different temperature, pH value and
bath compositions which have been characterized by other research.
This observation could be partly supported by Donahue's [23] kinetics
research on electroless copper plating and Nakahara's [16] electroless
Cu microstructure investigations on different substrates, including
metals and non-metallic materials, in which they showed that the
substrate plays a role in affecting the formation of nuclei. They attrib-
uted the varied deposition rate to the different catalytic properties of
the substrate surface on which the deposition occurs. In this study it
appears more difﬁcult to create effective nucleation sites on glass
compared with the more porous FR4 substrate surface.
As for Fig. 4, it was noted that the copper deposition rate was not
constant at 40 °C. It was seen that the deposition rate of the ﬁrst
3 min was higher and slowed down, so that after around 10 min theFig. 4. Copper thickness as a function of deposition time at 40 °C.plating rate became steady with an almost linear increase in deposit
thickness with plating time from 10 min to 30 min. The corresponding
average growth rates were around 10 nm/min and 6 nm/min up to
and after 10 min respectively. These different deposition rates were
called the “initial” and “ﬁnal” rates discussed by Dumesic and co-
workers [24], which also suggested that the initial rate was usually
larger than the ﬁnal rate, likely due to different catalytic effects. They
suggested that the change in deposition rate could be related to the
coverage of the catalyst particles. It has also been noted [25] that the
time for the initial Cu particles to grow on a catalytic Pd core is very
prompt, while the subsequent expansion of the Cu islands to merge to-
gether takes longer. Referring again to the model of Fig. 2, when the
reaction started, the catalytic surfaces could offer enough nucleation
sites for cupric ions to react, resulting in a higher deposition speed.
Later, the nucleation sites were largely covered by copper particles
which grewand coalesced so the deposition ratewent down. In the pre-
sent study, a continuous copper ﬁlm appeared after 3 min deposition
which corresponded with the change in plating rate. In addition to cat-
alytic effects, the deposits may also have different initial morphologies
compared to later on, which could also affect the plating rate.
3.3. Electrical properties of electroless copper deposits
The resistivity of the copper ﬁlms as a function of the ﬁlm thickness
prepared at 40 °C is presented in Fig. 5. It is clear that the resistivity of
copper thinner than 17 nm (1 min deposition) was very high and that
it decreased sharply with increasing thickness. The high resistivity of
ultra-thin copper ﬁlms is thought to occur because of discontinuities be-
tween the small islands on the surface [26] leading to a limited number
of electrical pathways for conduction (step 3 in Fig. 2).With the ﬁlm be-
coming thicker, the copper islands begin to grow and coalesce, increas-
ing the number of contacts between previously isolated islands (step 4
in Fig. 2). As a result, there is a rapid increase in the electron mobility
from one island to another, thereby decreasing the ﬁlm resistivity. The
resistivity was almost constant at 3.5 μΩ cm if the copper thickness
was over 100 nm (>10 min deposition). The levelling out of the resis-
tivity with thickness at around 80 to 100 nm also corresponded with
the change in plating rate observed earlier in Fig. 4. Though the plateau
value of resistivity is two times that of pure bulk copper (1.67 μΩ cm),
comparing this resistivity with the much larger values of 300 μΩ cm
[27] and 12 μΩ cm [28] reported for a 150 nm electroless copper ﬁlm
formed on an NH2-SAM treated silicon surface and 100 nm electroless
copper ﬁlm obtained on a SH-SAM treated polyethylene terephthalate
surface, it can be concluded that the electroless copper ﬁlm deposited
here had better electrical properties. It was reported that the electrical
resistivity of copper ﬁlms decreased from 6.23 μΩ cm to 3.3 μΩ cm
with increasing annealing time up to 90 min at 200 °C [10], which was
attributed to the reduction in defects and the number of grain bound-
aries in the ﬁlm. For comparison, in the present study, resistivity
6099X. Cui et al. / Thin Solid Films 520 (2012) 6095–6099measurementswere carried out on a few samples annealed in a vacuum
oven at 180 °C±3 °C for 1 h, however no decrease of resistivity was
observed. Zhu et al. [27] supposed that the relatively high resistivity
was due to poor connectivity between copper particles, while other
evidence presented the reason for low conductivity as due to the poly-
crystalline copper ﬁlm with small grains and many grain boundaries
that scatter electrons, thus reducing the conductivity [28]. Accordingly,
to obtain good conductivity of the copper ﬁlm, it is necessary to slow
down the rate of crystal nucleation and to accelerate grain growth and
hence decrease the number of grain boundaries. It has already been
shown that the deposition rate in this study is low, which is not good
for volume production in industry, but the much denser ﬁlms without
many grain boundaries and defects lead to relatively low resistivity. It
was also noticed that the resistivity levels obtained here are very close
to copper ﬁlms prepared by ion beam deposition [29], which is often
considered to provide one of the best quality ﬁlm conductivities.
4. Conclusions
The evolution of the microstructure and electrical conductivity of
electroless copper ﬁlms on glass was investigated as a function of de-
posit thickness. Electroless copper ﬁlms with good surface morpholo-
gy and conductivity were obtained on transparent glass substrates by
means of a self-assembled monolayer that acted as an adhesion pro-
motion layer to ensure the attachment of the Pd/Sn catalyst. Metallo-
graphic studies of the electroless copper deposits revealed that their
topographic structures showed uniform and ﬁne particle distribution.
The electrical resistivity of electroless copper ﬁlms decreased with in-
creasing thickness and a constant 3.5 μΩ cm was obtained on or
above 100 nm thickness. The results indicated that a crucial step of
the deposition process with respect to microstructure and conductiv-
ity is the initial growth of the metallic copper ﬁlm onto catalytic nu-
cleation sites.
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